1 ppm 20-Bit, ±1 LSB INL, Voltage Output DAC

Data Sheet **AD5791**

FEATURES

- 1 ppm resolution
- 1 ppm INL
- 7.5 nV/√Hz noise spectral density
- 0.19 LSB long-term linearity stability
- <0.05 ppm/°C temperature drift
- 1 µs settling time
- 1.4 nV-sec glitch impulse
- Operating temperature range: −40°C to +125°C
- 20-lead TSSOP package
- Wide power supply range up to ±16.5 V
- 35 MHz Schmitt triggered digital interface
- 1.8 V compatible digital interface

APPLICATIONS

- Medical instrumentation
- Test and measurement
- Industrial control
- High end scientific and aerospace instrumentation

FUNCTIONAL BLOCK DIAGRAM



Figure 1.

Table 1. Complementary Devices

Part No.	Description
AD8675	Ultra precision, 36 V, 2.8 nV/√Hz rail-to-rail output op amp
AD8676	Ultra precision, 36 V, 2.8 nV/√Hz dual rail-to-rail output op amp
ADA4898-1	High voltage, low noise, low distortion, unity gain stable, high speed op amp

Table 2. Related Device

Part No.	Description
AD5781	18-bit, 0.5 LSB INL, voltage output DAC

GENERAL DESCRIPTION

The AD5791[1] is a single 20-bit, unbuffered voltage-output DAC that operates from a bipolar supply of up to 33 V. The AD5791 accepts a positive reference input in the range 5 V to V_{DD} − 2.5 V and a negative reference input in the range V_{SS} + 2.5 V to 0 V. The AD5791 offers a relative accuracy specification of ±1 LSB max, and operation is guaranteed monotonic with a ±1 LSB DNL maximum specification.

The part uses a versatile 3-wire serial interface that operates at clock rates up to 35 MHz and that is compatible with standard SPI, QSPI™, MICROWIRE™, and DSP interface standards. The part incorporates a power-on reset circuit that ensures the DAC output powers up to 0 V and in a known output impedance state and remains in this state until a valid write to the device takes place. The part provides an output clamp feature that places the output in a defined load state.

PRODUCT HIGHLIGHTS

1. 1 ppm Accuracy.
2. Wide Power Supply Range up to ±16.5 V.
3. Operating Temperature Range: −40°C to +125°C.
4. Low 7.5 nV/√Hz Noise Spectral Density.
5. Low 0.05 ppm/°C Temperature Drift.

[1] Protected by U.S. Patent No. 7,884,747. Other patents pending.

Rev. C

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 **www.analog.com**
Fax: 781.461.3113

TABLE OF CONTENTS

REVISION HISTORY

11/11—Rev. B to Rev. C

Added Figure 48; Renumbered Sequentially ... 17
Change to Ideal Transfer Function Equation ... 22

9/11—Rev. A to Rev. B

Added Patent Note ... 1
Changes to Table 3 ... 3
Changes to OPGND Description Column, Table 12 ... 23
Change to Figure 51 ... 25

8/11—Rev. 0 to Rev. A

Change to Features Section ... 1
Changes to Specifications Section, Table 3 ... 3
Deleted t_{14} Timing Specification in Table 4, Renumbered Subsequent Timing Parameters Sequentially ... 5
Changes to Figure 2 and Figure 3 ... 6
Changes to Figure 4 ... 7
Changes to Figure 42 ... 16
Changes to Figure 43 ... 16
Added Figure 44, Figure 45, and Figure 46, Renumbered Sequentially ... 16

7/10—Revision 0: Initial Version

SPECIFICATIONS

V_{DD} = 12.5 V to 16.5 V, V_{SS} = −16.5 V to −12.5 V, V_{REFP} = 10 V, V_{REFN} = −10 V, V_{CC} = 2.7 V to +5.5 V, IOV_{CC} = 1.71 V to 5.5 V, R_L = unloaded, C_L = unloaded, all specifications T_{MIN} to T_{MAX}, unless otherwise noted.

Table 3.

	A, B Version[1]				
Parameter	**Min**	**Typ**	**Max**	**Unit**	**Test Conditions/Comments**
STATIC PERFORMANCE[2]					
Resolution	20			Bits	
Integral Nonlinearity Error (Relative Accuracy)	−1	±0.25	+1	LSB	B version, V_{REFP} = +10 V, V_{REFN} = −10 V, T_A = 0°C to 105°C
	−1.5	±0.25	+1.5	LSB	B version, V_{REFP} = +10 V, V_{REFN} = −10 V
	−1.5	±0.5	+1.5	LSB	B version, V_{REFP} = 10 V, V_{REFN} = 0 V[3]
	−3	±1	+3	LSB	B version, V_{REFP} = 5 V, V_{REFN} = 0 V[3]
	−4	±2	+4	LSB	A version[4]
Differential Nonlinearity Error	−1	±0.5	+1	LSB	V_{REFP} = +10 V, V_{REFN} = −10 V
	−1.5	±0.75	+1.5	LSB	V_{REFP} = 10 V, V_{REFN} = 0 V
	−2.5	±1	+2.5	LSB	V_{REFP} = 5 V, V_{REFN} = 0 V
Linearity Error Long Term Stability[5]		0.16		LSB	After 500 hours at T_A = 125°C
		0.19		LSB	After 1000 hours at T_A = 125°C
		0.11		LSB	After 1000 hours at T_A = 100°C
Full-Scale Error	−7	±0.1	+7	LSB	V_{REFP} = +10 V, V_{REFN} = −10 V[3]
	−11	±0.25	+11	LSB	V_{REFP} = 10 V, V_{REFN} = 0 V[3]
	−21	±0.8	+21	LSB	V_{REFP} = 5 V, V_{REFN} = 0 V[3]
	−4	±0.1	+4	LSB	V_{REFP} = +10 V, V_{REFN} = −10 V[3], T_A = 0°C to 105°C
	−4	±0.25	+4	LSB	V_{REFP} = 10 V, V_{REFN} = 0 V[3], T_A = 0°C to 105°C
	−6	±0.8	+6	LSB	V_{REFP} = 5 V, V_{REFN} = 0 V[3], T_A = 0°C to 105°C
Full-Scale Error Temperature Coefficient		±0.02		ppm FSR/°C	
Zero-Scale Error	−7	±0.1	+7	LSB	V_{REFP} = +10 V, V_{REFN} = −10 V[3]
	−10	±0.15	+10	LSB	V_{REFP} = 10 V, V_{REFN} = 0 V[3]
	−21	±0.75	+21	LSB	V_{REFP} = 5 V, V_{REFN} = 0 V[3]
	−4	±0.1	+4	LSB	V_{REFP} = +10 V, V_{REFN} = −10 V[3], T_A = 0°C to 105°C
	−4	±0.15	+4	LSB	V_{REFP} = 10 V, V_{REFN} = 0 V[3], T_A = 0°C to 105°C
	−6	±0.75	+6	LSB	V_{REFP} = 5 V, V_{REFN} = 0 V[3], T_A = 0°C to 105°C
Zero-Scale Error Temperature Coefficient[3]		±0.04		ppm FSR/°C	
Gain Error	−6	±0.3	+6	ppm FSR	V_{REFP} = +10 V, V_{REFN} = −10 V[3]
	−10	±0.4	+10	ppm FSR	V_{REFP} = 10 V, V_{REFN} = 0 V[3]
	−20	±0.4	+20	ppm FSR	V_{REFP} = 5 V, V_{REFN} = 0 V[3]
	−6	±0.3	+6	ppm FSR	V_{REFP} = +10 V, V_{REFN} = −10 V[3], T_A = 0°C to 105°C
	−6	±0.4	+6	ppm FSR	V_{REFP} = 10 V, V_{REFN} = 0 V[3], T_A = 0°C to 105°C
	−7	±0.4	+7	ppm FSR	V_{REFP} = 5 V, V_{REFN} = 0 V[3], T_A = 0°C to 105°C
Gain Error Temperature Coefficient[3]		±0.04		ppm FSR/°C	
R1, R_{FB} Matching		0.01		%	
OUTPUT CHARACTERISTICS[3]					
Output Voltage Range	V_{REFN}		V_{REFP}	V	
Output Slew Rate		50		V/µs	
Output Voltage Settling Time		1		µs	10 V step to 0.02%, using the AD845 buffer in unity-gain mode
		1		µs	500 code step to ±1 LSB[6]
Output Noise Spectral Density		7.5		nV/√Hz	at 1 kHz, DAC code = midscale
		7.5		nV/√Hz	at 10 kHz, DAC code = midscale
		7.5		nV/√Hz	At 100 kHz, DAC code = midscale
Output Voltage Noise		1.1		µV p-p	DAC code = midscale, 0.1 Hz to 10 Hz bandwidth[7]

Parameter	A, B Version[1] Min	Typ	Max	Unit	Test Conditions/Comments
Midscale Glitch Impulse[8]		3.1		nV-sec	V_{REFP} = +10 V, V_{REFN} = −10 V
		1.7		nV-sec	V_{REFP} = 10 V, V_{REFN} = 0 V
		1.4		nV-sec	V_{REFP} = 5 V, V_{REFN} = 0 V
MSB Segment Glitch Impulse[8]		9.1		nV-sec	V_{REFP} = +10 V, V_{REFN} = −10 V, see Figure 43
		3.6		nV-sec	V_{REFP} = 10 V, V_{REFN} = 0 V, see Figure 44
		1.9		nV-sec	V_{REFP} = 5 V, V_{REFN} = 0 V, see Figure 45
Output Enabled Glitch Impulse		45		nV-sec	On removal of output ground clamp
Digital Feedthrough		0.4		nV-sec	
DC Output Impedance (Normal Mode)		3.4		kΩ	
DC Output Impedance (Output Clamped to Ground)		6		kΩ	
Spurious Free Dynamic Range		100		dB	1 kHz tone, 10 kHz sample rate
Total Harmonic Distortion		97		dB	1 kHz tone, 10 kHz sample rate
REFERENCE INPUTS[3]					
V_{REFP} Input Range	5		V_{DD} − 2.5 V	V	
V_{REFN} Input Range	V_{SS} + 2.5 V		0		
DC Input Impedance	5	6.6		kΩ	V_{REFP}, V_{REFN}, code dependent, typical at midscale code
Input Capacitance		15		pF	V_{REFP}, V_{REFN}
LOGIC INPUTS[3]					
Input Current[9]	−1		+1	μA	
Input Low Voltage, V_{IL}			0.3 × IOV_{CC}	V	IOV_{CC} = 1.71 V to 5.5 V
Input High Voltage, V_{IH}	0.7 × IOV_{CC}			V	IOV_{CC} = 1.71 V to 5.5 V
Pin Capacitance		5		pF	
LOGIC OUTPUT (SDO)[3]					
Output Low Voltage, V_{OL}			0.4	V	IOV_{CC} = 1.71 V to 5.5 V, sinking 1 mA
Output High Voltage, V_{OH}	IOV_{CC} − 0.5 V			V	IOV_{CC} = 1.71 V to 5.5 V, sourcing 1 mA
High Impedance Leakage Current			±1	μA	
High Impedance Output Capacitance		3		pF	
POWER REQUIREMENTS					All digital inputs at DGND or IOV_{CC}
V_{DD}	7.5		V_{SS} + 33	V	
V_{SS}	V_{DD} − 33		−2.5	V	
V_{CC}	2.7		5.5	V	
IOV_{CC}	1.71		5.5	V	IOV_{CC} ≤ V_{CC}
I_{DD}		4.2	5.2	mA	
I_{SS}		4	4.9	mA	
I_{CC}		600	900	μA	
IOI_{CC}		52	140	μA	SDO disabled
DC Power Supply Rejection Ratio[3, 10]		±0.6		μV/V	V_{DD} ± 10%, V_{SS} = 15 V
		±0.6		μV/V	V_{SS} ± 10%, V_{DD} = 15 V
AC Power Supply Rejection Ratio[3]		95		dB	V_{DD} ± 200 mV, 50 Hz/60 Hz, V_{SS} = −15 V
		95		dB	ΔV_{SS} ± 200 mV, 50 Hz/60 Hz, V_{DD} = 15 V

[1] Temperature range: −40°C to +125°C, typical at +25°C and V_{DD} = +15 V, V_{SS} = −15 V, V_{REFP} = +10 V, V_{REFN} = −10 V.
[2] Performance characterized with AD8676BRZ voltage reference buffers and AD8675ARZ output buffer.
[3] Guaranteed by design and characterization, not production tested.
[4] Valid for all voltage reference spans.
[5] Linearity error refers to both INL error and DNL error, either parameter can be expected to drift by the amount specified after the length of time specified.
[6] AD5791 configured in X2 gain mode, 25 pF compensation capacitor on AD797.
[7] Includes noise contribution from AD8676BRZ voltage reference buffers.
[8] The AD5791 is configured in bias compensation mode with a low-pass RC filter on the output. R = 300 Ω, C = 143 pF.(total capacitance seen by the output buffer, lead capacitance, and so forth).
[9] Current flowing in an individual logic pin.
[10] Includes PSRR of AD8676BRZ voltage reference buffers.

TIMING CHARACTERISTICS

V_{CC} = 2.7 V to 5.5 V; all specifications T_{MIN} to T_{MAX}, unless otherwise noted.

Table 4.

Parameter	Limit[1] IOV_{CC} = 1.71 V to 3.3 V	Limit[1] IOV_{CC} = 3.3 V to 5.5 V	Unit	Test Conditions/Comments
t_1[2]	40	28	ns min	SCLK cycle time
	92	60	ns min	SCLK cycle time (readback and daisy-chain modes)
t_2	15	10	ns min	SCLK high time
t_3	9	5	ns min	SCLK low time
t_4	5	5	ns min	$\overline{SYNC}$ to SCLK falling edge setup time
t_5	2	2	ns min	SCLK falling edge to $\overline{SYNC}$ rising edge hold time
t_6	48	40	ns min	Minimum $\overline{SYNC}$ high time
t_7	8	6	ns min	$\overline{SYNC}$ rising edge to next SCLK falling edge ignore
t_8	9	7	ns min	Data setup time
t_9	12	7	ns min	Data hold time
t_{10}	13	10	ns min	$\overline{LDAC}$ falling edge to $\overline{SYNC}$ falling edge
t_{11}	20	16	ns min	$\overline{SYNC}$ rising edge to $\overline{LDAC}$ falling edge
t_{12}	14	11	ns min	$\overline{LDAC}$ pulse width low
t_{13}	130	130	ns typ	$\overline{LDAC}$ falling edge to output response time
t_{14}	130	130	ns typ	$\overline{SYNC}$ rising edge to output response time ($\overline{LDAC}$ tied low)
t_{15}	50	50	ns min	$\overline{CLR}$ pulse width low
t_{16}	140	140	ns typ	$\overline{CLR}$ pulse activation time
t_{17}	0	0	ns min	$\overline{SYNC}$ falling edge to first SCLK rising edge
t_{18}	65	60	ns max	$\overline{SYNC}$ rising edge to SDO tristate (C_L = 50 pF)
t_{19}	62	45	ns max	SCLK rising edge to SDO valid (C_L = 50 pF)
t_{20}	0	0	ns min	$\overline{SYNC}$ rising edge to SCLK rising edge ignore
t_{21}	35	35	ns typ	$\overline{RESET}$ pulse width low
t_{22}	150	150	ns typ	$\overline{RESET}$ pulse activation time

[1] All input signals are specified with $t_R = t_F$ = 1 ns/V (10% to 90% of IOV_{CC}) and timed from a voltage level of $(V_{IL} + V_{IH})/2$.
[2] Maximum SCLK frequency is 35 MHz for write mode and 16 MHz for readback and daisy-chain modes.



Figure 2. Write Mode Timing Diagram



Figure 3. Readback Mode Timing Diagram



Figure 4. Daisy-Chain Mode Timing Diagram

ABSOLUTE MAXIMUM RATINGS

T_A = 25°C, unless otherwise noted. Transient currents of up to 100 mA do not cause SCR latch-up.

Table 5.

Parameter	Rating
V_{DD} to AGND	−0.3 V to +34 V
V_{SS} to AGND	−34 V to +0.3 V
V_{DD} to V_{SS}	−0.3 V to +34 V
V_{CC} to DGND	−0.3 V to +7 V
IOV_{CC} to DGND	−0.3 V to V_{CC} + 0.3 V or +7 V (whichever is less)
Digital Inputs to DGND	−0.3 V to IOV_{CC} + 0.3 V or +7 V (whichever is less)
V_{OUT} to AGND	−0.3 V to V_{DD} + 0.3 V
V_{REFPF} to AGND	−0.3 V to V_{DD} + 0.3 V
V_{REFPS} to AGND	−0.3 V to V_{DD} + 0.3 V
V_{REFNF} to AGND	V_{SS} − 0.3 V to + 0.3 V
V_{REFNS} to AGND	V_{SS} − 0.3 V to + 0.3 V
DGND to AGND	−0.3 V to +0.3 V
Operating Temperature Range, T_A	
Industrial	−40°C to + 125°C
Storage Temperature Range	−65°C to +150°C
Maximum Junction Temperature, T_J max	150°C
Power Dissipation	$(T_J \text{ max} - T_A)/\theta_{JA}$
TSSOP Package	
θ_{JA} Thermal Impedance	143°C/W
θ_{JC} Thermal Impedance	45°C/W
Lead Temperature	JEDEC industry standard
Soldering	J-STD-020
ESD (Human Body Model)	1.5 kV

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device is a high performance integrated circuit with an ESD rating of 1.5 kV, and it is ESD sensitive. Proper precautions should be taken for handling and assembly.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 5. Pin Configuration

Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	INV	Connection to Inverting Input of External Amplifier. See the AD5791 Features section for further details.
2	V_{OUT}	Analog Output Voltage.
3	V_{REFPS}	Positive Reference Sense Voltage Input. A voltage range of 5 V to V_{DD} − 2.5 V can be connected. A unity gain amplifier must be connected at this pin in conjunction with the V_{REFPF} pin. See the AD5791 Features section for further details.
4	V_{REFPF}	Positive Reference Force Voltage Input. A voltage range of 5 V to V_{DD} − 2.5 V can be connected. A unity gain amplifier must be connected at this pin in conjunction with the V_{REFPS} pin. See the AD5791 Features section for further details.
5	V_{DD}	Positive Analog Supply Connection. A voltage range of 7.5 V to 16.5 V can be connected, V_{DD} should be decoupled to AGND.
6	$\overline{\text{RESET}}$	Active Low Reset Logic Input Pin. Asserting this pin returns the AD5791 to its power-on status.
7	$\overline{\text{CLR}}$	Active Low Clear Logic Input Pin. Asserting this pin sets the DAC register to a user defined value (see Table 13) and updates the DAC output. The output value depends on the DAC register coding that is being used, either binary or twos complement.
8	$\overline{\text{LDAC}}$	Active Low Load DAC Logic Input Pin. This is used to update the DAC register and consequently, the analog output. When tied permanently low, the output is updated on the rising edge of $\overline{\text{SYNC}}$. If $\overline{\text{LDAC}}$ is held high during the write cycle, the input register is updated, but the output update is held off until the falling edge of $\overline{\text{LDAC}}$. The $\overline{\text{LDAC}}$ pin should not be left unconnected.
9	V_{CC}	Digital Supply Connection. A voltage range of 2.7 V to 5.5 V can be connected. V_{CC} should be decoupled to DGND.
10	IOV_{CC}	Digital Interface Supply Pin. Digital threshold levels are referenced to the voltage applied to this pin. A voltage in the range of 1.71 V to 5.5 V can be connected. IOV_{CC} should not be allowed to exceed V_{CC}.
11	SDO	Serial Data Output Pin. Data is clocked out on the rising edge of the serial clock input.
12	SDIN	Serial Data Input Pin. This device has a 24-bit shift register. Data is clocked into the register on the falling edge of the serial clock input.
13	SCLK	Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can be transferred at clock rates of up to 35 MHz.
14	$\overline{\text{SYNC}}$	Active Low Digital Interface Synchronization Input Pin. This is the frame synchronization signal for the input data. When $\overline{\text{SYNC}}$ is low, it enables the input shift register, and data is then transferred in on the falling edges of the following clocks. The input shift register is updated on the rising edge of $\overline{\text{SYNC}}$.
15	DGND	Ground Reference Pin for Digital Circuitry.
16	V_{REFNF}	Negative Reference Force Voltage Input. A voltage range of V_{SS} + 2.5 V to 0 V can be connected. A unity gain amplifier must be connected at this pin, in conjunction with the V_{REFNS} pin. See the AD5791 Features section for further details.
17	V_{REFNS}	Negative Reference Sense Voltage Input. A voltage range of V_{SS} + 2.5 V to 0 V can be connected. A unity gain amplifier must be connected at this pin, in conjunction with the V_{REFNF} pin. See the AD5791 Features section for further details.
18	V_{SS}	Negative Analog Supply Connection. A voltage range of −16.5 V to −2.5 V can be connected. V_{SS} should be decoupled to AGND.
19	AGND	Ground Reference Pin for Analog Circuitry.
20	R_{FB}	Feedback Connection for External Amplifier. See the AD5791 Features section for further details.

TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. Integral Nonlinearity Error vs. DAC Code, ±10 V Span



Figure 9. Integral Nonlinearity Error vs. DAC Code, ±10 V Span, X2 Gain Mode



Figure 7. Integral Nonlinearity Error vs. DAC Code, 10 V Span



Figure 10. Differential Nonlinearity Error vs. DAC Code, ±10 V Span



Figure 8. Integral Nonlinearity Error vs. DAC Code, 5 V Span



Figure 11. Differential Nonlinearity Error vs. DAC Code, 10 V Span



Figure 12. Differential Nonlinearity Error vs. DAC Code, 5 V Span



Figure 13. Differential Nonlinearity Error vs. DAC Code, ±10 V Span, X2 Gain Mode



Figure 14. Integral Nonlinearity Error vs. Temperature



Figure 15. Differential Nonlinearity Error vs. Temperature



Figure 16. Integral Nonlinearity Error vs. Supply Voltage, ±10 V Span



Figure 17. Integral Nonlinearity Error vs. Supply Voltage, 5 V Span



Figure 18. Differential Nonlinearity Error vs. Supply Voltage, ±10 V Span



Figure 19. Differential Nonlinearity Error vs. Supply Voltage, 5 V Span



Figure 20. Zero-Scale Error vs. Supply Voltage, ±10 V Span



Figure 21. Zero-Scale Error vs. Supply Voltage, 5 V Span



Figure 22. Midscale Error vs. Supply Voltage, ±10 V Span



Figure 23. Midscale Error vs. Supply Voltage, 5 V Span



Figure 24. Full-Scale Error vs. Supply Voltage, ±10 V Span



Figure 25. Full-Scale Error vs. Supply Voltage, 5 V Span



Figure 26. Gain Error vs. Supply Voltage, ±10 V Span



Figure 27. Gain Error vs. Supply Voltage, 5 V Span



Figure 28. Integral Nonlinearity Error vs. Reference Voltage



Figure 29. Differential Nonlinearity Error vs. Reference Voltage



Figure 30. Zero-Scale Error vs. Reference Voltage



Figure 31. Midscale Error vs. Reference Voltage



Figure 32. Full-Scale Error vs. Reference Voltage



Figure 33. Gain Error vs. Reference Voltage



Figure 34. Full-Scale Error vs. Temperature



Figure 35. Midscale Error vs. Temperature



Figure 36. Zero-Scale Error vs. Temperature



Figure 39. Power Supply Currents vs. Power Supply Voltages



Figure 37. Gain Error vs. Temperature



Figure 40. Rising Full-Scale Voltage Step



Figure 38. IOI_{CC} vs. Logic Input Voltage



Figure 41. Falling Full-Scale Voltage Step



Figure 42. 500 Code Step Settling Time



Figure 45. 6 MSB Segment Glitch Energy for +5 V V_{REF}



Figure 43. 6 MSB Segment Glitch Energy for ±10 V V_{REF}



Figure 46. Midscale Peak-to-Peak Glitch for ±10 V



Figure 44. 6 MSB Segment Glitch Energy for +10 V V_{REF}



Figure 47. Voltage Output Noise, 0.1 Hz to 10 Hz Bandwidth



Figure 48. Noise Spectral Density vs. Frequency



Figure 49. Glitch Impulse on Removal of Output Clamp

TERMINOLOGY

Relative Accuracy
Relative accuracy, or integral nonlinearity (INL), is a measure of the maximum deviation, in LSB, from a straight line passing through the endpoints of the DAC transfer function. A typical INL error vs. code plot is shown in Figure 6.

Differential Nonlinearity (DNL)
Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of ±1 LSB maximum ensures monotonicity. This DAC is guaranteed monotonic. A typical DNL error vs. code plot is shown in Figure 10.

Linearity Error Long Term Stability
Linearity error long term stability is a measure of the stability of the linearity of the DAC over a long period of time. It is specified in LSB for a time period of 500 hours and 1000 hours at an elevated ambient temperature.

Zero-Scale Error
Zero-scale error is a measure of the output error when zero-scale code (0x00000) is loaded to the DAC register. Ideally, the output voltage should be V_{REFNS}. Zero-scale error is expressed in LSBs.

Zero-Scale Error Temperature Coefficient
Zero-scale error temperature coefficient is a measure of the change in zero-scale error with a change in temperature. It is expressed in ppm FSR/°C.

Full-Scale Error
Full-scale error is a measure of the output error when full-scale code (0x3FFFF) is loaded to the DAC register. Ideally, the output voltage should be V_{REFPS} − 1 LSB. Full-scale error is expressed in LSBs.

Full-Scale Error Temperature Coefficient
Full-scale error temperature coefficient is a measure of the change in full-scale error with a change in temperature. It is expressed in ppm FSR/°C.

Gain Error
Gain error is a measure of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from ideal, expressed in ppm of the full-scale range.

Gain Error Temperature Coefficient
Gain error temperature coefficient is a measure of the change in gain error with a change in temperature. It is expressed in ppm FSR/°C.

Midscale Error
Midscale error is a measure of the output error when midscale code (0x20000) is loaded to the DAC register. Ideally, the output voltage should be $(V_{REFPS} - V_{REFNS})/2 + V_{REFNS}$. Midscale error is expressed in LSBs.

Midscale Error Temperature Coefficient
Midscale error temperature coefficient is a measure of the change in midscale error with a change in temperature. It is expressed in ppm FSR/°C.

Output Slew Rate
Slew rate is a measure of the limitation in the rate of change of the output voltage. The slew rate of the AD5791 output voltage is determined by the capacitive load presented to the V_{OUT} pin. The capacitive load in conjunction with the 3.4 kΩ output impedance of the AD5791 set the slew rate. Slew rate is measured from 10% to 90% of the output voltage change and is expressed in V/µs.

Output Voltage Settling Time
Output voltage settling time is the amount of time it takes for the output voltage to settle to a specified level for a specified change in voltage. For fast settling applications, a high speed buffer amplifier is required to buffer the load from the 3.4 kΩ output impedance of the AD5791, in which case it is the amplifier that determines the settling time.

Digital-to-Analog Glitch Impulse
Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is specified as the area of the glitch in nV-sec and is measured when the digital input code is changed by 1 LSB at the major carry transition (see Figure 43).

Output Enabled Glitch Impulse
Output enabled glitch impulse is the impulse injected into the analog output when the clamp to ground on the DAC output is removed. It is specified as the area of the glitch in nV-sec (see Figure 49).

Digital Feedthrough
Digital feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital inputs of the DAC but is measured when the DAC output is not updated. It is specified in nV-sec and measured with a full-scale code change on the data bus, that is, from all 0s to all 1s, and vice versa.

Spurious Free Dynamic Range (SFDR)

Spurious free dynamic range is the usable dynamic range of a DAC before spurious noise interferes or distorts the fundamental signal. It is measured by the difference in amplitude between the fundamental and the largest harmonically or nonharmonically related spur from dc to full Nyquist bandwidth (half the DAC sampling rate, or $f_S/2$). SFDR is measured when the signal is a digitally generated sine wave.

Total Harmonic Distortion (THD)
Total harmonic distortion is the ratio of the rms sum of the harmonics of the DAC output to the fundamental value Only the second to fifth harmonics are included.

DC Power Supply Rejection Ratio
DC power supply rejection ratio is a measure of the rejection of the output voltage to dc changes in the power supplies applied to the DAC. It is measured for a given dc change in power supply voltage and is expressed in μV/V.

AC Power Supply Rejection Ratio (AC PSRR)
AC power supply rejection ratio is a measure of the rejection of the output voltage to ac changes in the power supplies applied to the DAC. It is measured for a given amplitude and frequency change in power supply voltage and is expressed in decibels.

THEORY OF OPERATION

The AD5791 is a high accuracy, fast settling, single, 20-bit, serial input, voltage output DAC. It operates from a V_{DD} supply voltage of 7.5 V to 16.5 V and a V_{SS} supply of −16.5 V to −2.5 V. Data is written to the AD5791 in a 24-bit word format via a 3-wire serial interface. The AD5791 incorporates a power-on reset circuit that ensures the DAC output powers up to 0 V with the V_{OUT} pin clamped to AGND through a ~6 kΩ internal resistor.

DAC ARCHITECTURE

The architecture of the AD5791 consists of two matched DAC sections. A simplified circuit diagram is shown in Figure 50. The six MSBs of the 20-bit data-word are decoded to drive 63 switches, E0 to E62. Each of these switches connects one of 63 matched resistors to either the V_{REFP} or V_{REFN} voltage. The remaining 14 bits of the data-word drive the S0 to S13 switched of a 14-bit voltage mode R-2R ladder network. To ensure performance to specification, the reference inputs must be force sensed with external amplifiers.



Figure 50. DAC Ladder Structure

SERIAL INTERFACE

The AD5791 has a 3-wire serial interface ($\overline{SYNC}$, SCLK, and SDIN) that is compatible with SPI, QSPI, and MICROWIRE interface standards, as well as most DSPs (see Figure 2 for a timing diagram).

Input Shift Register

The input shift register is 24 bits wide. Data is loaded into the device MSB first as a 24-bit word under the control of a serial clock input, SCLK, which can operate at up to 50 MHz. The input register consists of a R/$\overline{W}$ bit, three address bits, and twenty register bits as shown in Table 7. The timing diagram for this operation is shown in Figure 2.

Table 7. Input Shift Register Format

MSB **LSB**

DB23	DB22	DB21	DB20	DB19	DB0
R/$\overline{W}$	Register address			Register data	

Table 8. Decoding the Input Shift Register

R/$\overline{W}$	Register Address			Description
X[1]	0	0	0	No operation (NOP; used in readback operations
0	0	0	1	Write to the DAC register
0	0	1	0	Write to the control register
0	0	1	1	Write to the clearcode register
0	1	0	0	Write to the software control register
1	0	0	1	Read from the DAC register
1	0	1	0	Read from the control register
1	0	1	1	Read from the clearcode register

[1] X is don't care.

Standalone Operation

The serial interface works with both a continuous and noncontinuous serial clock. A continuous SCLK source can be used only if SYNC is held low for the correct number of clock cycles. In gated clock mode, a burst clock containing the exact number of clock cycles must be used, and SYNC must be taken high after the final clock to latch the data. The first falling edge of SYNC starts the write cycle. Exactly 24 falling clock edges must be applied to SCLK before SYNC is brought high again. If SYNC is brought high before the 24th falling SCLK edge, the data written is invalid. If more than 24 falling SCLK edges are applied before SYNC is brought high, the input data is also invalid. The input shift register is updated on the rising edge of SYNC. For another serial transfer to take place, SYNC must be brought low again. After the end of the serial data transfer, data is automatically transferred from the input shift register to the addressed register. Once the write cycle is complete, the output can be updated by taking LDAC low while SYNC is high.

Daisy-Chain Operation

For systems that contain several devices, the SDO pin can be used to daisy chain several devices together. Daisy-chain mode can be useful in system diagnostics and in reducing the number of serial interface lines. The first falling edge of SYNC starts the write cycle. SCLK is continuously applied to the input shift register when SYNC is low. If more than 24 clock pulses are applied, the data ripples out of the shift register and appears on the SDO line. This data is clocked out on the rising edge of SCLK and is valid on the falling edge. By connecting the SDO of the first device to the SDIN input of the next device in the chain, a multidevice interface is constructed. Each device in the system requires 24 clock pulses. Therefore, the total number of clock cycles must equal 24 × N, where N is the total number of AD5791 devices in the chain. When the serial transfer to all devices is complete, SYNC is taken high. This latches the input data in each device in the daisy chain and prevents any further data from being clocked into the input shift register. The serial clock can be a continuous or a gated clock.

A continuous SCLK source can be used only if SYNC is held low for the correct number of clock cycles. In gated clock mode, a burst clock containing the exact number of clock cycles must be used, and SYNC must be taken high after the final clock to latch the data.

In any one daisy-chain sequence, writes to the DAC register should not be mixed with writes to any of the other registers. All writes to the daisy-chained parts should be either writes to the DAC registers or writes to the control, clearcode, or software control registers.



Figure 51. Daisy-Chain Block Diagram

Readback

The contents of all the on-chip registers can be read back via the SDO pin. Table 8 outlines how the registers are decoded. After a register has been addressed for a read, the next 24 clock cycles clock the data out on the SDO pin. The clocks must be applied while SYNC is low. When SYNC is returned high, the SDO pin is placed in tristate. For a read of a single register, the NOP function can be used to clock out the data. Alternatively, if more than one register is to be read, the data of the first register to be addressed can be clocked out at the same time the second register to be read is being addressed. The SDO pin must be enabled to complete a readback operation. The SDO pin is enabled by default.

HARDWARE CONTROL PINS

Load DAC Function (LDAC)

After data has been transferred into the input register of the DAC, there are two ways to update the DAC register and DAC output. Depending on the status of both SYNC and LDAC, one of two update modes is selected: synchronous DAC updating or asynchronous DAC updating

Synchronous DAC Update

In this mode, LDAC is held low while data is being clocked into the input shift register. The DAC output is updated on the rising edge of SYNC.

Asynchronous DAC Update

In this mode, $\overline{\text{LDAC}}$ is held high while data is being clocked into the input shift register. The DAC output is asynchronously updated by taking $\overline{\text{LDAC}}$ low after $\overline{\text{SYNC}}$ has been taken high. The update now occurs on the falling edge of $\overline{\text{LDAC}}$.

Reset Function ($\overline{\text{RESET}}$)

The AD5791 can be reset to its power-on state by two means: either by asserting the $\overline{\text{RESET}}$ pin or by utilizing the software RESET control function (see Table 14). If the $\overline{\text{RESET}}$ pin is not used, it should be hardwired to IOV_{CC}.

Asynchronous Clear Function (CLR)

The $\overline{\text{CLR}}$ pin is an active low clear that allows the output to be cleared to a user defined value. The 20-bit clear code value is programmed to the clearcode register (see Table 13). It is necessary to maintain $\overline{\text{CLR}}$ low for a minimum amount of time to complete the operation (see Figure 2).When the $\overline{\text{CLR}}$ signal is returned high the output remains at the clear value (if $\overline{\text{LDAC}}$ is high) until a new value is loaded to the DAC register. The output cannot be updated with a new value while the $\overline{\text{CLR}}$ pin is low. A clear operation can also be performed by setting the CLR bit in the software control register (see Table 14).

Table 9. Hardware Control Pins Truth Table

$\overline{\text{LDAC}}$	$\overline{\text{CLR}}$	$\overline{\text{RESET}}$	Function
X[1]	X[1]	0	The AD5791 is in reset mode. The device cannot be programmed.
X[1]	X[1]	↑	The AD5791 is returned to its power-on state. All registers are set to their default values.
0	0	1	The DAC register is loaded with the clearcode register value and the output is set accordingly.
0	1	1	The output is set according to the DAC register value.
1	0	1	The DAC register is loaded with the clearcode register value and the output is set accordingly.
↓	1	1	The output is set according to the DAC register value.
↓	0	1	The output remains at the clear code value.
↑	1	1	The output remains set according to the DAC register value.
↑	0	1	The output remains at the clear code value.
1	↓	1	The DAC register is loaded with the clearcode register value and the output is set accordingly.
0	↓	1	The DAC register is loaded with the clearcode register value and the output is set accordingly.
1	↑	1	The output remains at the clear code value
0	↑	1	The output is set according to the DAC register value.

[1] X is don't care.

ON-CHIP REGISTERS

DAC Register

Table 10 outlines how data is written to and read from the DAC register.

Table 10. DAC Register

MSB					LSB
DB23	DB22	DB21	DB20	DB19	DB0
R/$\overline{\text{W}}$	Register address			DAC register data	
R/$\overline{\text{W}}$	0	0	1	20-bits of data	

The following equation describes the ideal transfer function of the DAC:

$$V_{OUT} = \frac{(V_{REFP} - V_{REFN}) \times D}{2^{20} - 1} + V_{REFN}$$

where:
V_{REFN} is the negative voltage applied at the V_{REFN} input pins.
V_{REFP} is the positive voltage applied at the V_{REFP} input pins.
D is the 20-bit code programmed to the DAC.

Control Register

The control register controls the mode of operation of the AD5791.

Table 11. Control Register

MSB **LSB**

DB23	DB22	DB21	DB20	DB19…DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
R/$\overline{W}$	Register address			Control register data											
R/$\overline{W}$	0	1	0	Reserved	Reserved	LIN COMP				SDODIS	BIN/2sC	DACTRI	OPGND	RBUF	Reserved

Table 12. Control Register Functions

Function	Description
Reserved	These bits are reserved and should be programmed to zero.
RBUF	Output amplifier configuration control.
	0: internal amplifier, A1, is powered up and Resistor R_{FB} and R1 are connected in series as shown in Figure 54. This allows an external amplifier to be connected in a gain of two configurations. See the AD5791 Features section for further details.
	1: (default) internal amplifier, A1, is powered down and Resistor R_{FB} and R1 are connected in parallel as shown in Figure 53 so that the resistance between the R_{FB} and INV pins is 3.4 kΩ, equal to the resistance of the DAC. This allows the R_{FB} and INV pins to be used for input bias current compensation for an external unity gain amplifier. See the AD5791 Features section for further details.
OPGND	Output ground clamp control. 0: DAC output clamp to ground is removed and the DAC is placed in normal mode. 1: (default) DAC output is clamped to ground through a ~6 kΩ resistance, and the DAC is placed in tristate mode. Resetting the part puts the DAC in OPGND mode, where the output ground clamp is enabled and the DAC is tristated. Setting the OPGND bit to 1 in the control register overrules any write to the DACTRI bit.
DACTRI	DAC tristate control. 0: DAC is in normal operating mode. 1: (default) DAC is in tristate mode.
BIN/2sC	DAC register coding select. 0: (default) DAC register uses twos complement coding. 1: DAC register uses offset binary coding.
SDODIS	SDO pin enable/disable control. 0: (default) SDO pin is enabled. 1: SDO pin is disabled (tristate).
LIN COMP	Linearity error compensation for varying reference input spans. See the AD5791 Features section for further details.
	0 0 0 0 (Default) reference input span up to 10 V.
	1 0 0 1 Reference input span between 10 V and 12 V.
	1 0 1 0 Reference input span between 12 V and 16 V.
	1 0 1 1 Reference input span between16 V and 19 V.
	1 1 0 0 Reference input span between 19 V and 20 V.
R/$\overline{W}$	Read/write select bit. 0: AD5791 is addressed for a write operation. 1: AD5791 is addressed for a read operation.

Clearcode Register

The clearcode register sets the value to which the DAC output is set when the $\overline{CLR}$ pin or CLR bit is asserted. The output value depends on the DAC coding that is being used, either binary or twos complement. The default register value is 0.

Table 13. Clearcode Register

MSB **LSB**

DB23	DB22	DB21	DB20	DB19	DB0
R/$\overline{W}$	Register address			Clearcode register data	
R/$\overline{W}$	0	1	1	20-bits of data	

Software Control Register

This is a write only register in which writing a 1 to a particular bit has the same effect as pulsing the corresponding pin low.

Table 14. Software Control Register

MSB **LSB**

DB23	DB22	DB21	DB20	DB19	DB3	DB2	DB1	DB0
R/$\overline{W}$	Register address			Software control register data				
0	1	0	0	Reserved		RESET	CLR[1]	LDAC[2]

[1] The CLR function has no effect if the $\overline{LDAC}$ pin is low.
[2] The LDAC function has no effect if the $\overline{CLR}$ pin is low.

Table 15. Software Control Register Functions

Function	Description
LDAC	Setting this bit to a 1 updates the DAC register and consequently the DAC output.
CLR	Setting this bit to a 1 sets the DAC register to a user defined value (see Table 13) and updates the DAC output. The output value depends on the DAC register coding that is being used, either binary or twos complement.
RESET	Setting this bit to a 1 returns the AD5791 to its power-on state.

AD5791 FEATURES

POWER-ON TO 0 V

The AD5791 contains a power-on reset circuit that, as well as resetting all registers to their default values, controls the output voltage during power-up. Upon power-on the DAC is placed in tristate (its reference inputs are disconnected) and its output is clamped to ground through a ~6 kΩ resistor. The DAC remains in this state until programmed otherwise via the control register. This is a useful feature in applications where it is important to know the state of the DAC output while it is in the process of powering up.

CONFIGURING THE AD5791

After power-on the AD5791 must be configured to put it into normal operating mode before programming the output. To do this, the control register must be programmed. The DAC is removed from tristate by clearing the DACTRI bit, and the output clamp is removed by clearing the OPGND bit. At this point, the output goes to V_{REFN}, unless an alternative value is first programmed to the DAC register.

DAC OUTPUT STATE

The DAC output can be placed in one of three states, controlled by the DACTRI and OPGND bits of the control register, as shown in Table 16.

Table 16. AD5791 Output State Truth Table

DACTRI	OPGND	Output State
0	0	Normal operating mode
0	1	Output is clamped via ~6 kΩ to AGND
1	0	Output is in tristate
1	1	Output is clamped via ~6 kΩ to AGND

LINEARITY COMPENSATION

The integral nonlinearity (INL) of the AD5791 can vary according to the applied reference voltage span, the LIN COMP bits of the control register can be programmed to compensate for this variation in INL. The specifications in this data sheet are obtained with LIN COMP = 0000 for reference spans up to and including 10 V and with LIN COMP = 1100 for a reference span of 20 V. The default value of the LIN COMP bits is 0000. Intermediate LIN COMP values can be programmed for reference spans between 10 V and 20 V as shown in Table 12.

OUTPUT AMPLIFIER CONFIGURATION

There are a number of different ways that an output amplifier can be connected to the AD5791, depending on the voltage references applied and the desired output voltage span.

Unity Gain Configuration

Figure 52 shows an output amplifier configured for unity gain, in this configuration the output spans from V_{REFN} to V_{REFP}.



Figure 52. Output Amplifier in Unity Gain Configuration

A second unity gain configuration for the output amplifier is one that removes an offset from the input bias currents of the amplifier. It does this by inserting a resistance in the feedback path of the amplifier that is equal to the output resistance of the DAC. The DAC output resistance is 3.4 kΩ, by connecting R1 and R_{FB} in parallel, a resistance equal to the DAC resistance is available on chip. Because the resistors are all on one piece of silicon, they are temperature coefficient matched. To enable this mode of operation the RBUF bit of the control register must be set to Logic 1. Figure 53 shows how the output amplifier is connected to the AD5791. In this configuration, the output amplifier is in unity gain and the output spans from V_{REFN} to V_{REFP}. This unity gain configuration allows a capacitor to be placed in the amplifier feedback path to improve dynamic performance.



Figure 53. Output Amplifier in Unity Gain with Amplifier Input Bias Current Compensation

Gain of Two Configuration

Figure 54 shows an output amplifier configured for a gain of two. The gain is set by the internal matched 6.8 kΩ resistors, which are exactly twice the DAC resistance, having the effect of removing an offset from the input bias current of the external amplifier. In this configuration, the output spans from 2 × V_{REFN} − V_{REFP} to V_{REFP}. This configuration is used to generate a bipolar output span from a single ended reference input with V_{REFN} = 0 V. For this mode of operation, the RBUF bit of the control register must be cleared to Logic 0.



Figure 54. Output Amplifier in Gain of Two Configuration

APPLICATIONS INFORMATION

TYPICAL OPERATING CIRCUIT



Figure 55. Typical Operating Circuit

Figure 55 shows a typical operating circuit for the AD5791 using an AD8676 for reference buffers and an AD8675 as an output buffer. To meet the specified linearity, force sense buffers must be used on the reference inputs. Because the output impedance of the AD5791 is 3.4 kΩ, an output buffer is required for driving low resistive, high capacitance loads.

OUTLINE DIMENSIONS



Figure 56. 20-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-20)
Dimensions shown in millimeters

ORDERING GUIDE

Model[1]	Temperature Range	INL	Package Description	Package Option
AD5791BRUZ	−40°C to +125°C	±1.5 LSB	20-Lead TSSOP	RU-20
AD5791ARUZ	−40°C to +125°C	±4 LSB	20-Lead TSSOP	RU-20
EVAL-AD5791SDZ			Evaluation Board	

[1] Z = RoHS Compliant Part.

D08964-0-11/11(C)